A VHDL Component Model for Mixed Abstraction Level Simulation and Behavioral Synthesis by C. Hansen, O. Bringmann, and W. Rosenstiel In Forum on Design Languages (FDL), 1999.
